Biswas A, Dhar S, Gupta YS, Paul A. Reducing Latency in Network-on-Chip Using an Enhanced Mesh Topology. DMP-LNCSE [Internet]. 2026 Mar. 13 [cited 2026 Mar. 29];(IMPACT26):535-47. Available from: https://digitalmanuscriptpedia.com/conferences/index.php/DMP-LNCSE/article/view/157