A. . Biswas, S. . Dhar, Y. S. . Gupta, and A. . Paul, “Reducing Latency in Network-on-Chip Using an Enhanced Mesh Topology”, DMP-LNCSE, no. IMPACT26, pp. 535–547, Mar. 2026, Accessed: Mar. 29, 2026. [Online]. Available: https://digitalmanuscriptpedia.com/conferences/index.php/DMP-LNCSE/article/view/157