1.
Biswas A, Dhar S, Gupta YS, Paul A. Reducing Latency in Network-on-Chip Using an Enhanced Mesh Topology. DMP-LNCSE. 2026;(IMPACT26):535-547. doi:10.65890/dmp-lncse.IMPACT26.157